View W78E052C40PL_5090172.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

w78e52c/w78e052c data sheet 8-bit microcontroller publication release date: november 6, 2006 - 1 - revision a4 table of contents- 1. general des cription ......................................................................................................... 2 2. features ....................................................................................................................... .......... 2 3. pin configura tions ............................................................................................................ 3 4. pin descri ption................................................................................................................ ..... 4 5. functional des cription ................................................................................................... 5 5.1 timers 0, 1, and 2........................................................................................................... 5 5.2 new defined pe ripheral .................................................................................................. 5 5.3 watchdog ti mer ............................................................................................................. 7 5.4 clock .......................................................................................................................... ..... 9 5.5 power m anagement ........................................................................................................ 9 5.6 reset.......................................................................................................................... ..... 9 6. security bits .................................................................................................................. ..... 10 6.1 lock bit ....................................................................................................................... .. 10 6.2 movc inhi bit................................................................................................................. 10 6.3 encryption ..................................................................................................................... 10 7. electrical chara cteristi cs......................................................................................... 11 7.1 absolute maxi mum rati ngs .......................................................................................... 11 7.2 d.c. characte ristic s...................................................................................................... 11 7.3 a.c. characte ristic s ...................................................................................................... 13 8. timing w aveforms ............................................................................................................. 16 8.1 program fetc h cycle .................................................................................................... 16 8.2 data read cycle ........................................................................................................... 16 8.3 data write cycle........................................................................................................... 17 8.4 port access cycle......................................................................................................... 17 9. typical applicat ion circui ts ........................................................................................ 18 9.1 expanded external program memory and cr ystal ....................................................... 18 9.2 expanded external data me mory and osc illator ......................................................... 19 10. package dime nsions ......................................................................................................... 20 10.1 40-pin dip ..................................................................................................................... 20 10.2 44-pin pl cc ................................................................................................................. 20 10.3 44-pin pq fp ................................................................................................................. 21 11. revision history ............................................................................................................... .22
w78e52c/w78e052c - 2 - 1. general description the w78e052c is an 8-bit microcontroller which can accommodate a wider frequency range with low power consumption. the instruction set for the w 78e052c is fully compatible with the standard 8051. the w78e052c contains an 8k bytes flash eprom; a 256 bytes ram; four 8-bit bi-directional and bit-addressable i/o ports; an additional 4-bit i/o por t p4; three 16-bit timer/counters; a hardware watchdog timer and a serial port. these peripherals are supported by eight sources two-level interrupt capability. to facilitate programming and verificati on, the flash eprom inside the w78e052c allows the program memory to be programmed and read electr onically. once the code is confirmed, the user can protect the code for security. the w78e052c microcontroller has two power r eduction modes, idle mode and power-down mode, both of which are software selectable. the idle m ode turns off the processor clock but allows for continued peripheral operation. the power-down mode stops the crystal oscillator for minimum power consumption. the external clo ck can be stopped at any time and in any state without affecting the processor. 2. features ? fully static design 8-bit cmos microcontroller ? wide supply voltage of 4.5v to 5.5v ? 256 bytes of on-chip scratchpad ram ? 8 kb on-chip flash eprom ? 64 kb program memory address space ? 64 kb data memory address space ? four 8-bit bi-directional ports ? one extra 4-bit bit-addressable i/o port, additional int2 / int3 (available on 44-pin plcc/qfp package) ? three 16-bit timer/counters ? one full duplex serial port(uart) ? watchdog timer ? eight sources, two-le vel interrupt capability ? emi reduction mode ? built-in power management ? code protection mechanism ? packages: ? lead free (rohs) dip 40: w78e052c40dl ? lead free (rohs) plcc 44: W78E052C40PL ? lead free (rohs) pqfp 44: w78e052c40fl
w78e52c/w78e052c publication release date: november 6, 2006 - 3 - revision a4 3. pin configurations
w78e52c/w78e052c - 4 - 4. pin description symbol descriptions e a external access enable : this pin forces the processor to execute out of external rom. it should be kept high to access internal rom. the rom address and data will not be presented on the bus if e a pin is high and the program counter is within on-chip rom area. psen program store enable : psen enables the external rom data onto the port 0 address/ data bus during fetch and movc oper ations. when internal rom access is performed, no psen strobe signal outputs from this pin. ale address latch enable : ale is used to enable the addr ess latch that separates the address from the data on port 0. rst reset : a high on this pin for two machine cycles while the oscillator is running resets the device. xtal1 crystal1 : this is the crystal oscillator input. this pin may be driven by an external clock. xtal2 crystal2 : this is the crystal oscillator out put. it is the inversion of xtal1. v ss ground : ground potential v dd power supply : supply voltage for operation. p0.0 ? p0.7 port 0 : port 0 is a bi-directional i/o port whic h also provides a multiplexed low order address/data bus during accesses to external memory. the port 0 is also an open- drain port and external pull-ups need to be connected while in programming. p1.0 ? p1.7 port 1 : port 1 is a bi-directional i/o port with internal pull-ups. the bits have alternate functions which are described below: t2(p1.0): timer/counter 2 external count input t2ex(p1.1): timer/counter 2 reload/capture control p2.0 ? p2.7 port 2 : port 2 is a bi-directional i/o port with internal pull-ups. this port also provides the upper address bits for accesses to external memory. p3.0 ? p3.7 port 3 : port 3 is a bi-directional i/o port with internal pull-ups. all bits have alternate functions, which are described below: rxd(p3.0) : serial port receiver input txd(p3.1) : serial port transmitter output int0 (p3.2) : external interrupt 0 int1 (p3.3) : external interrupt 1 t0(p3.4) : timer 0 external input t1(p3.5) : timer 1 external input wr (p3.6) : external data memory write strobe rd (p3.7) : external data memory read strobe p4.0-p4.3 port 4: another bit-addressable bidirectional i/o port p4. p4.3 and p4.2 are alternative function pins. it can be used as general i/o por t or external interrupt input sources ( int2 / int3 ).
w78e52c/w78e052c publication release date: november 6, 2006 - 5 - revision a4 5. functional description the w78e052c architecture consists of a core c ontroller surrounded by various registers, five general purpose i/o ports, 256 bytes of ram, three timer/c ounters, and a serial port. the processor supports 111 different opcodes and references both a 64k program address space and a 64k data storage space. 5.1 timers 0, 1, and 2 timers 0, 1, and 2 each consist of two 8-bit data r egisters. these are called tl0 and th0 for timer 0, tl1 and th1 for timer 1, and tl2 and th2 for time r 2. the tcon and tmod registers provide control functions for timers 0 and 1. the t2con r egister provides control functions for timer 2. rcap2h and rcap2l are used as reload/capture registers for timer 2. the operations of timer 0 and timer 1 are the same as in the w78c51. timer 2 is a special feature of the w78e54b: it is a 16-bit timer/c ounter that is configured and contro lled by the t2con register. like timers 0 and 1, timer 2 can operate as either an ex ternal event counter or as an internal timer, depending on the setting of bit c/t2 in t2con. ti mer 2 has three operating modes: capture, auto- reload, and baud rate generator. the clock speed at capt ure or auto-reload mode is the same as that of timers 0 and 1. 5.2 new defined peripheral in order to be more suitable for i/o, an extra 4-bi t bit-addressable port p4 and two external interrupt int2 , int3 has been added to either the plcc or qfp 44 pin package. and description follows: int2 / nt3 i two additional external interrupts, int2 and int3 , whose functions are similar to those of external interrupt 0 and 1 in the standard 80c52. the functions/status of these interrupts are determined/shown by the bits in the xicon (external interrupt control) register. the xicon register is bit-addressable but is not a standard register in the standard 80c52. its address is at 0c0h. to set/clear bits in the xicon register, one can use t he "setb (/clr) bit" inst ruction. for example, "setb 0c2h" sets the ex2 bit of xicon. xicon - external interrupt control (c0h) px3 ex3 ie3 it3 px2 ex2 ie2 it2 px3: external interrupt 3 priority high if set ex3: external interrupt 3 enable if set ie3: if it3 = 1, ie3 is set/cleared automatically by hardware when interrupt is detected/serviced it3: external interrupt 3 is falling-edge/low-level triggered when this bit is set/cleared by software px2: external interrupt 2 priority high if set ex2: external interrupt 2 enable if set ie2: if it2 = 1, ie2 is set/cleared automatically by hardware when interrupt is detected/serviced it2: external interrupt 2 is falling-edge/low-leve l triggered when this bit is set/cleared by software
w78e52c/w78e052c - 6 - eight-source interrupt information: interrupt source vector address polling sequence within priority level enable required settings interrupt type edge/level external interrupt 0 03h 0 (highest) ie.0 tcon.0 timer/counter 0 0bh 1 ie.1 - external interrupt 1 13h 2 ie.2 tcon.2 timer/counter 1 1bh 3 ie.3 - serial port 23h 4 ie.4 - timer/counter 2 2bh 5 ie.5 - external interrupt 2 33h 6 xicon.2 xicon.0 external interrupt 3 3bh 7 (lowest) xicon.6 xicon.3 port4 another bit-addressable port p4 is also availabl e and only 4 bits (p4<3:0>) can be used. this port address is located at 0d8h with the same function as that of port p1, except the p4.3 and p4.2 are alternative function pins. it can be used as general i/o pins or external interrupt input sources ( int2 , int3 ). example: p4 reg 0d8h mov p4, #0ah ; output data "a" through p4.0 ? p4.3. mov a, p4 ; read p4 status to accumulator. orl p4,#00000001b ; set bit p4.0 anl p4,#11111101b ; clear bit p4.1 reduce emi emission because of on-chip rom, when a program is runni ng in internal rom space, the ale will be unused. the transition of ale will cause noise, so it can be turned off to reduce the emi emission if it is useless. turning off the ale signal transition only r equires setting the bit 0 of the auxr sfr, which is located at 08eh. when ale is turned off, it will be reactivated when the program accesses external rom/ram data or jumps to execute an external rom code. the ale signal will turn off again after it has been completely accessed or the program returns to internal rom code space. the ao bit in the auxr register, when set, disables the ale output. in order to reduce emi emission from oscillation circuitry, w78e052c allows user to diminish t he gain of on-chip oscillator amplifiers by using programmer to clear the b7 bit of security regist er. once b7 is set to 0, a half of gain will be decreased. care must be taken if user attempts to diminish the gain of oscillator amplifier, reducing a half of gain may affect the external crystal oper ating improperly at high frequency above 24 mhz. the value of r and c1,c2 may need some adjustment while running at lower gain.
w78e52c/w78e052c publication release date: november 6, 2006 - 7 - revision a4 ***auxr - auxiliary register (8eh) - - - - - - - ao ao: turn off ale output. power-off flag ***pcon - power control (87h) - - - pof gf1 gf0 pd idl pof: power off flag. bit is set by hardwar e when power on reset. it can be cleared by software to determine chip reset is a warm boot or cold boot. gf1, gf0: these two bits are general -purpose flag bits for the user. pd: power down mode bit. set it to enter power down mode. idl: idle mode bit. set it to enter idle mode. the power-off flag is located at pcon.4. this bit is set when v dd has been applied to the part. it can be used to determine if a reset is a warm boot or a cold boot if it is subsequently reset by software. 5.3 watchdog timer the watchdog timer is a free-running timer which c an be programmed by the user to serve as a system monitor, a time-base generator or an event timer. it is basically a set of dividers that divide the system clock. the divider output is selectable and determines the time -out interval. when the time-out occurs a system reset can also be caused if it is enabled. the main use of the watchdog timer is as a system monitor. this is important in real-time control applications. in case of power glitches or electro- magnetic interference, the processor may begin to ex ecute errant code. if this is left unchecked the entire system may crash. the watchdog time-out sele ction will result in different time-out values depending on the clock speed. the watchdog timer will de disabled on reset. in general, software should restart the watchdog timer to put it into a known state. the contro l bits that support the watchdog timer are discussed below. watchdog timer control register bit: 7 6 5 4 3 2 1 0 enw clrw widl - - ps2 ps1 ps0 mnemonic: wdtc address: 8fh enw : enable watch-dog if set. clrw : clear watch-dog timer and prescaler if set. this flag will be cleared automatically widl : if this bit is set, watch-dog is enabled under idle mode. if cleared, watch-dog is disabled under idle mode. default is cleared.
w78e52c/w78e052c - 8 - ps2, ps1, ps0: watch-dog prescaler timer select. pr escaler is selected when set ps2~0 as follows: ps2 ps1 ps0 prescaler select 0 0 0 2 0 0 1 4 0 1 0 8 0 1 1 16 1 0 0 32 1 0 1 64 1 1 0 128 1 1 1 256 the time-out period is obtained using the following equation: 1 osc 2 prescaler 1000 12 ms 14 before watchdog time-out occurs, the program must clear the 14-bit timer by writing 1 to wdtc.6 (clrw). after 1 is written to this bit, the 14-bit timer, prescaler and this bit will be reset on the next instruction cycle. the watchdog timer is cleared on reset. osc 1/12 prescaler 14-bit timer clear clrw external reset internal reset widl idle enw watchdog timer block diagram
w78e52c/w78e052c publication release date: november 6, 2006 - 9 - revision a4 typical watch-dog time-out period when osc = 20 mhz ps2 ps1 ps0 watchdog time-out period 0 0 0 19.66 ms 0 0 1 39.32 ms 0 1 0 78.64 ms 0 1 1 157.28 ms 1 0 0 314.57 ms 1 0 1 629.14 ms 1 1 0 1.25 s 1 1 1 2.50 s 5.4 clock the w78e052c is designed to be used with either a crys tal oscillator or an external clock. internally, the clock is divided by two before it is used. this makes the w78e052c relatively insensitive to duty cycle variations in the clock. t he w78e052c incorporates a built-in crystal oscillator. to make the oscillator work, a crystal must be connected ac ross pins xtal1 and xtal2. in addition, a load capacitor must be connected from each pin to ground. an external clock source should be connected to pin xtal1. pin xtal2 should be left unconnected. the xtal1 input is a cmos-type input, as required by the crystal oscillator. 5.5 power management idle mode the idle mode is entered by setting the idl bit in t he pcon register. in the idle mode, the internal clock to the processor is stopped. the peripherals and the interrupt logic continue to be clocked. the processor will exit idle mode when either an interrupt or a reset occurs. power-down mode when the pd bit of the pcon register is set, t he processor enters the power-down mode. in this mode all of the clocks are stopped, including the osc illator. the only way to exit power-down mode is by a reset. 5.6 reset the external reset signal is sampled at s5p2. to take effect, it must be held high for at least two machine cycles while the oscillator is running. an in ternal trigger circuit in the reset line is used to deglitch the reset line when the w78e052c is used wi th an external rc network. the reset logic also has a special glitch removal circuit t hat ignores glitches on the reset line. during reset, the ports are initialized to ffh, the sta ck pointer to 07h, pcon (with the exception of bit 4) to 00h, and all of the other sfr regist ers except sbuf to 00h. sbuf is not reset.
w78e52c/w78e052c - 10 - 6. security bits during the on-chip flash eprom operation mode, the rom can be programmed and verified repeatedly. until the code inside the rom is confir med ok, the code can be protected. the protection of rom and those operations on it are described below. the w78e052c has a security register which can not be accessed in normal mode. these registers can only be accessed from the flash eprom operation m ode. those bits of the security register can not be changed once they have been programmed from high to low. they can only be reset through erase-all operation. the security register is addressed in the flash eprom operation mode by address #0ffffh. b0 b1 b0 : lock bit, logic 0 : active b1 : movc inhibit, logic 0 : the movc instruction in external memory cannot access the code in internal memory. logic 1 : no restriction. default 1 for all security bits. s p ecial settin g re g ister security bits 8kb on-chip rom program memory reserved security register 0ffffh 0000h 1fffh reserved b2 b2 : encryption logic 0 : the encryption logic enable logic 1 : the encryption logic disable reserved bits must be kept in logic 1. b7 b7 : osillator control logic 0 : 1/2 gain logic 1 : full gain 6.1 lock bit this bit is used to protect the customer's pr ogram code in the w78e052c. it may be set after the programmer finishes the programming and verifies sequenc e. once this bit is set to logic 0, both the rom data and special setting register can not be accessed again. 6.2 movc inhibit this bit is used to restrict the accessible region of the movc instruction. it can prevent the movc instruction in external program memory from reading the internal program code. when this bit is set to logic 0, a movc instruction in external program memory space will be able to access code only in the external memory, not in the internal memory. a mo vc instruction in internal program memory space will always be able to access the rom data in both inte rnal and external memory. if this bit is logic 1, there are no restrictions on the movc instruction. 6.3 encryption this bit is used to enable/disable the encryption logi c for code protection. once encryption feature is enabled, the data presented on port 0 will be encoded via enc ryption logic. only whole chip erase will reset this bit.
w78e52c/w78e052c publication release date: november 6, 2006 - 11 - revision a4 7. electrical characteristics 7.1 absolute maximum ratings parameter symbol min. max. unit dc power supply v dd ? v ss -0.3 +7.0 v input voltage v in v ss -0.3 v dd +0.3 v operating temperature t a 0 70 c storage temperature t st -55 +150 c note: exposure to conditions beyond those listed under absolute ma ximum ratings may adversely affect the life and reliability of the device. 7.2 d.c. characteristics (v cc ? v ss = 5v 10%, t a = 25 c, unless otherwise specified.) specification parameter symbol test conditions min. max. unit operating voltage v dd 4.5 5.5 v operating current i dd no load v dd = 5.5v - 20 ma idle current i idle idle mode v dd = 5.5v - 6 ma power down current i pwdn power-down mode v dd = 5.5v - 50 a input current p1, p2, p3 i in1 v dd = 5.5v v in = 0v or v dd -50 +10 a logical 1-to-0 transition current p1, p2, p3 (*1) i tl v dd = 5.5v v in = 2.0v (*1) -550 - a input current rst (*2) i in2 v dd = 5.5v v in = v dd -10 +300 a input leakage current p0, ea i lk v dd = 5.5v 0v < v in < v dd -10 +10 a output low voltage p1, p2, p3 v ol1 v dd = 4.5v i ol1 = +2 ma - 0.45 v output low voltage ale, int1 , p0 (*3) v ol2 v dd = 4.5v i ol2 = +4 ma - 0.45 v output high voltage p1, p2, p3 v oh1 v dd = 4.5v i oh1 = -100 a 2.4 - v
w78e52c/w78e052c - 12 - dc characteristics, continued specification parameter symbol test conditions min. max. unit output high voltage ale, psen , p0 (*3) v oh2 v dd = 4.5v i oh2 = -400 a 2.4 - v input low voltage (except rst) v il1 v dd = 4.5v 0 0.8 v input low voltage rst (*4) v il2 v dd = 4.5v 0 0.8 v input low voltage xtal1 (*4) v il3 v dd = 4.5v 0 0.8 v input high voltage (except rst) v ih1 v dd = 4.5v 2.4 v dd +0.2 v sink current p1, p2, p3, p4 i sk1 v dd = 4.5v v s = 0.45v 4 12 ma input high voltage rst (*4) v ih2 v dd = 4.5v 0.67 v dd v dd +0.2 v input high voltage xtal1 (*4) v ih3 v dd = 4.5v 0.67 v dd v dd +0.2 v sink current p0, ale, psen (*3) i sk2 v dd = 4.5v v s = 0.45v 8 16 ma source current p1, p2, p3, p4 i sr1 v dd = 4.5v v s = 2.4v -100 -250 ua source current p0, ale, psen (*3) i sr2 v dd = 4.5v v = 2.4v -8 -14 ma notes: *1. pins p1, p2 and p3 source a transition current when they are being externally driven from 1 to 0. the transition current reaches its maximum value when v in is approximately 2v. *2. rst pin has an internal pull-down resistor. *3. p0, ale, psen are in the external access memory mode. *4. xtal1 is a cmos input and rst is a schmitt trigger input.
w78e52c/w78e052c publication release date: november 6, 2006 - 13 - revision a4 7.3 a.c. characteristics the ac specifications are a function of the par ticular process used to manufacture the part, the ratings of the i/o buffers, the capacitive load, and the internal routing capacitance. most of the specifications can be expressed in term s of multiple input clock periods (t cp ), and actual parts will usually experience less than a 20 ns variation. the numbers bel ow represent the performance expected from a 0.6micron cmos proce ss when using 2 and 4 ma output buffers. clock input waveform t t xtal1 f ch cl op, t cp parameter symbol min. typ. max. unit notes operating speed f op 0 - 40 mhz 1 clock period t cp 25 - - ns 2 clock high t ch 10 - - ns 3 clock low t cl 10 - - ns 3 notes: 1. the clock may be stopped indefinitely in either state. 2. the t cp specification is used as a refe rence in other specifications. 3. there are no duty cycle requirements on the xtal1 input.
w78e52c/w78e052c - 14 - program fetch cycle parameter symbol min. typ. max. unit notes address valid to ale low t aas 1 t cp - ? - - ns 4 address hold from ale low t aah 1 t cp - ? - - ns 1, 4 ale low to psen low t apl 1 t cp - ? - - ns 4 res low to data valid t pda - - 2 t cp ns 2 data hold after psen high t pdh 0 - 1 t cp ns 3 data float after psen high t pdz 0 - 1 t cp ns ale pulse width t alw 2 t cp - ? 2 t cp - ns 4 psen pulse width t psw 3 t cp - ? 3 t cp - ns 4 notes: 1. p0.0 ? p0.7, p2.0 ? p2.7 remain stable throughout entire memory cycle. 2. memory access time is 3 t cp . 3. data have been latched internally prior to psen going high. 4. " ? " (due to buffer driving delay and wire loading) is 20 ns. data read cycle parameter symbol min. typ. max. unit notes ale low to rd low t dar 3 t cp - ? - 3 t cp + ? ns 1, 2 rd low to data valid t dda - - 4 t cp ns 1 data hold from rd high t ddh 0 - 2 t cp ns data float from rd high t ddz 0 - 2 t cp ns rd pulse width t drd 6 t cp - ? 6 t cp - ns 2 notes: 1. data memory access time is 8 t cp . 2. " ? " (due to buffer driving delay and wire loading) is 20 ns. data write cycle parameter symbol min. typ. max. unit ale low to wr low t daw 3 t cp - ? - 3 t cp + ? ns data valid to wr low t dad 1 t cp - ? - - ns data hold from wr high t dwd 1 t cp - ? - - ns wr pulse width t dwr 6 t cp - ? 6 t cp - ns note: " ? " (due to buffer driving delay and wire loading) is 20 ns.
w78e52c/w78e052c publication release date: november 6, 2006 - 15 - revision a4 port access cycle parameter symbol min. typ. max. unit port input setup to ale low t pds 1 t cp - - ns port input hold from ale low t pdh 0 - - ns port output to ale t pda 1 t cp - - ns note: ports are read during s5p2, and output data becomes available at the end of s6p2. the timing data are referenced to ale, since it provides a convenient reference. program operation parameter symbol min. typ. max. unit v pp setup time t vps 2.0 - - s data setup time t ds 2.0 - - s data hold time t dh 2.0 - - s address setup time t as 2.0 - - s address hold time t ah 0 - - s ce program pulse width for program operation t pwp 290 300 310 s oectrl setup time t ocs 2.0 - - s oectrl hold time t och 2.0 - - s oe setup time t oes 2.0 - - s oe high to output float t dfp 0 - 130 ns data valid from oe t oev - - 150 ns note: flash data can be accessed only in flas h mode. the rst pin must pull in v ih status, the ale pin must pull in v il status, and the psen pin must pull in v ih status.
w78e52c/w78e052c - 16 - 8. timing waveforms 8.1 program fetch cycle s1 xtal1 s2 s3 s4 s5 s6 s1 s2 s3 s4 s5 s6 ale port 2 a0-a7 a0-a7 data a0-a7 code t a0-a7 data code port 0 psen pdh, t pdz t pda t aah t aas t psw t apl t alw 8.2 data read cycle s2 s3 s5 s6 s1 s2 s3 s4 s5 s6 s1 s4 xtal1 ale psen data a8-a15 port 2 port 0 a0-a7 rd t ddh, t ddz t dda t drd t dar
w78e52c/w78e052c publication release date: november 6, 2006 - 17 - revision a4 timing waveforms, continued 8.3 data write cycle s2 s3 s5 s6 s1 s2 s3 s4 s1 s5 s6 s4 xtal1 ale psen a8-a15 data out port 2 port 0 a0-a7 wr t t daw dad t dwr t dwd 8.4 port access cycle xtal1 ale s5 s6 s1 data out t t port input t sample pda pdh pds
w78e52c/w78e052c - 18 - 9. typical application circuits 9.1 expanded external program memory and crystal ad0 a0 a0 a0 10 a1 9 a2 8 a3 7 a4 6 a5 5 a6 4 a7 3 a8 25 a9 24 a10 21 a11 23 a12 2 a13 26 a14 27 a15 1 ce 20 oe 22 o0 11 o1 12 o2 13 o3 15 o4 16 o5 17 o6 18 o7 19 27512 ad0 d0 3 q0 2 d1 4 q1 5 d2 7 q2 6 d3 8 q3 9 d4 13 q4 12 d5 14 q5 15 d6 17 q6 16 d7 18 q7 19 oc 1 g 11 74373 ad0 ea 31 xtal1 19 xtal2 18 rst 9 int0 12 int1 13 t0 14 t1 15 p1.0 1 p1.1 2 p1.2 3 p1.3 4 p1.4 5 p1.5 6 p1.6 7 p1.7 8 39 38 37 36 35 34 33 32 21 22 23 24 25 26 27 28 17 wr p0.0 p0.1 p0.2 p0.3 p0.4 p0.5 p0.6 p0.7 p2.0 p2.1 p2.2 p2.3 p2.4 p2.5 p2.6 p2.7 rd 16 psen 29 ale 30 txd 11 rxd 10 w78e52b 10 u 8.2 k dd crystal c1 c2 r ad1 ad2 ad3 ad4 ad5 ad6 ad7 a8 ad1 ad2 ad3 ad4 ad5 ad6 ad7 gnd a1 a2 a3 a4 a5 a6 a7 a1 a2 a3 a4 a5 a6 a7 a8 a9 ad1 ad2 ad3 ad4 ad5 ad6 ad7 a10 a11 a12 a13 a14 a15 gnd a9 a10 a11 a12 a13 a14 a15 v dd v figure a crystal c1 c2 r 16 mhz 30p 30p - 24 mhz 15p 15p - 33 mhz 10p 10p 6.8k 40 mhz 5p 5p 4.7k above table shows the reference va lues for crystal applications (full gain). note: c1, c2, r components refer to figure a.
w78e52c/w78e052c publication release date: november 6, 2006 - 19 - revision a4 typical application circuits, continued 9.2 expanded external data memory and oscillator 10 u 8.2 k dd oscillator ea 31 xtal1 19 xtal2 18 rst 9 int0 12 int1 13 t0 14 t1 15 1 2 3 4 5 6 p1.0 p1.1 p1.2 p1.3 p1.4 p1.5 p1.6 7 p1.7 8 p0.0 39 p0.1 38 p0.2 37 p0.3 36 p0.4 35 p0.5 34 p0.6 33 p0.7 32 p2.0 21 p2.1 22 p2.2 23 p2.3 24 p2.4 25 p2.5 26 p2.6 27 p2.7 28 rd 17 wr 16 psen 29 ale 30 txd 11 rxd 10 w78e52b ad0 ad1 ad2 ad3 ad4 ad5 ad6 ad7 ad0 ad1 ad2 ad3 ad4 ad5 ad6 ad7 a0 a1 a2 a3 a4 a5 a6 a7 d0 3 q0 2 d1 4 q1 5 d2 7 q2 6 d3 8 q3 9 d4 13 q4 12 d5 14 q5 15 d6 17 q6 16 d7 18 q7 19 oc 1 g 11 74373 a0 a1 a2 a3 a4 a5 a6 a7 10 9 8 7 6 5 4 3 a0 a1 a2 a3 a4 a5 a6 a7 ad0 ad1 ad2 ad3 ad4 ad5 ad6 ad7 11 12 13 15 16 17 18 19 d0 d1 d2 d3 d4 d5 d6 d7 a8 a9 a10 a11 a12 a13 a14 25 24 21 23 26 1 20 2 a8 a9 a10 a11 a12 a13 a14 ce gnd a8 a9 a10 a11 a12 a13 a14 gnd 22 27 oe wr 20256 v dd v figure b
w78e52c/w78e052c - 20 - 10. package dimensions 10.1 40-pin dip seating plane 1. dimension d max. & s include mold flash or tie bar burrs. 2. dimension e1 does not include interlead flash. 3. dimension d & e1 include mold mismatch and are determined at the mold parting line. 6. general appearance spec. should be based on final visual inspection spec. . 1.372 1.219 0.054 0.048 notes: symbol min. nom. max. max. nom. min. dimension in inch dimension in mm 0.050 1.27 0.210 5.334 0.010 0.150 0.016 0.155 0.018 0.160 0.022 3.81 0.406 0.254 3.937 0.457 4.064 0.559 0.008 0.120 0.670 0.010 0.130 0.014 0.140 0.203 3.048 0.254 3.302 0.356 3.556 0.540 0.550 0.545 13.72 13.97 13.84 17.01 15.24 14.986 15.494 0.600 0.590 0.610 2.286 2.54 2.794 0.090 0.100 0.110 a b c d e a l s a a 1 2 e b 1 1 e e 1 a 2.055 2.070 52.20 52.58 015 0.090 2.286 0.650 0.630 16.00 16.51 protrusion/intrusion. 4. dimension b1 does not include dambar 5. controlling dimension: inches. 15 0 e a a a c e base plane 1 a 1 e l a s 1 e d 1 b b 40 21 20 1 2 10.2 44-pin plcc 44 40 39 29 28 18 17 7 61 l c 1 b 2 a h d d e b e h e y a a 1 seating plane d g g e symbol min. nom. max. max. nom. min. dimension in inch dimension in mm a e h e l y b c d a a 1 2 e b 1 h d g g d e notes: on final visual inspection spec. 4. general appearance spec. should be based 3. controlling dimension: inches protrusion/intrusion. 2. dimension b1 does not include dambar flash. 1. dimension d & e do not include interlead 0.020 0.145 0.026 0.016 0.008 0.648 0.590 0.680 0.090 0.150 0.028 0.018 0.010 0.653 0.610 0.690 0.100 0.050 bsc 0.185 0.155 0.032 0.022 0.014 0.658 0.630 0.700 0.110 0.004 0.508 3.683 0.66 0.406 0.203 16.46 14.99 17.27 2.296 3.81 0.711 0.457 0.254 16.59 15.49 17.53 2.54 1.27 4.699 3.937 0.813 0.559 0.356 16.71 16.00 17.78 2.794 0.10 bsc 16.71 16.59 16.46 0.658 0.653 0.648 16.00 15.49 14.99 0.630 0.610 0.590 17.78 17.53 17.27 0.700 0.690 0.680
w78e52c/w78e052c publication release date: november 6, 2006 - 21 - revision a4 package dimensions, continued 10.3 44-pin pqfp seating plane 11 22 12 see detail f e b a y 1 a a l l 1 c e e h 1 d 44 h d 34 33 detail f 1. dimension d & e do not include interlead flash. 2. dimension b does not include dambar protrusion/intrusion. 3. controlling dimension: millimeter 4. general appearance spec. should be based on final visual inspection spec. 0.254 0.101 0.010 0.004 notes: symbol min. nom. max. max. nom. min. dimension in inch dimension in mm a b c d e h d h e l y a a l 1 1 2 e 0.006 0.152 --- 0.002 0.075 0.01 0.081 0.014 0.087 0.018 1.90 0.25 0.05 2.05 0.35 2.20 0.45 0.390 0.025 0.063 0.003 0 7 0.394 0.031 0.398 0.037 9.9 0.80 0.65 1.6 10.00 0.8 10.1 0.95 0.398 0.394 0.390 0.530 0.520 0.510 13.45 13.2 12.95 10.1 10.00 9.9 7 0 0.08 0.031 0.01 0.02 0.25 0.5 --- --- --- --- --- 2 0.025 0.036 0.635 0.952 0.530 0.520 0.510 13.45 13.2 12.95 0.051 0.075 1.295 1.905
w78e52c/w78e052c - 22 - 11. revision history version date page description a1 nov. 26, 2004 - initial issued a2 april 20, 2005 23 add important notice a3 may 11, 2005 2 add lead free (rohs) parts remove block diagram a4 november 6, 2006 2 remove all leaded parts important notice winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgi cal implantation, atomic energy control instruments, airplane or spaceship instrument s, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. further more, winbond products are not intended for applications wherein failure of winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur. winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify winbond for any damages resulting from such improper use or sales. headquarters no. 4, creation rd. iii, science-based industrial park, hsinchu, taiwan tel: 886-3-5770066 fax: 886-3-5665577 http://www.winbond.com.tw/ taipei office tel: 886-2-8177-7168 fax: 886-2-8751-3579 winbond electronics corporation america 2727 north first street, san jose, ca 95134, u.s.a. tel: 1-408-9436666 fax: 1-408-5441798 winbond electronics (h.k.) ltd. no. 378 kwun tong rd., kowloon, hong kong fax: 852-27552064 unit 9-15, 22f, millennium city, tel: 852-27513100 please note that all data and specifications are subject to change without notice. all the trademarks of products and companies mentioned in this datasheet belong to their respective owners. winbond electronics (shanghai) ltd. 200336 china fax: 86-21-62365998 27f, 2299 yan an w. rd. shanghai, tel: 86-21-62365999 winbond electronics corporation japan shinyokohama kohoku-ku, yokohama, 222-0033 fax: 81-45-4781800 7f daini-ueno bldg, 3-7-18 tel: 81-45-4781881 9f, no.480, rueiguang rd., neihu district, taipei, 114, taiwan, r.o.c.

▲Up To Search▲

Price & Availability of W78E052C40PL

	To Download W78E052C40PL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .